Engineering a memory with LTD and LTP.